Abstract. This paper encompasses a super helical memory system's design, 'Boolean logic & image-logic' as a theoretical concept of an invention-model to 'store time-data' in terms of anticipating the best memory location ever for data/time. A waterfall effect is deemed to assist the process of potential-difference output-switch into diverse logic states in quantum dot computational methods via utilizing coiled carbon nanotubes (CCNTs) and carbon nanotube field effect transistors (CNFETs). A 'quantum confinement' is thus derived for a flow of particles in a categorized quantum well substrate with a normalized capacitance rectifying high B-field flux into electromagnetic induction. Multi-access of coherent sequences of 'qubit addressing' is gained in any magnitude as pre-defined for the orientation of array displacement. Briefly, Gaussian curvature of k < 0 is debated in aim of specifying the 2D electron gas characteristics in scenarios where data is stored in short intervals versus long ones e.g., when k ′ > (k < 0) for greater CCNT diameters, space-time continuum is folded by chance for the particle. This benefits from Maxwell-Lorentz theory in Minkowski's spacetime viewpoint alike to crystal oscillators for precise data timing purposes and radar systems e.g., time varying self-clocking devices in diverse geographic locations. This application could also be optional for data depository versus extraction in the best supercomputer system's locations, autonomously. For best performance in minimizing current limiting mechanism including electromigration, a multilevel metallization and implant process forming elevated sources/drains for the circuit's staircase pyramidal construction, is discussed accordingly.
Principles and introduction
Possessing the fact that multiple qubits can exhibit quantum entanglement (see e.g., qubit entanglement [27] ), a solution to store the entangled Bell states of electrons from 2DEG system, moving free into the two-dimensional plane, now to some complex plane's depository vector system defining storable qubit(s), is thus emerged in practice.
Furthermore, binary values by binary variable biti, as input signal ∀Ain ∈ {0, 1} by ratio to qubit variable as input signal Bin, are introduced via bit-frequency which is in the memory system's product, hereby of importance to generate quantum efficiency for hot-electron spectra. With response to mathematical relations in defining the characteristics of the storage layers of the memory system (subsequent relation), relation (1.1), distributes into future relations (5.1) to (5.5), explaining events related to low-voltage differential signaling (LVDS) e.g., [38] . Specifically, these voltages are computed between components of the memory's staircase levels in terms of Vin, addition to stored charges possessing a quantized voltage ≥ k mV amongst memory traps for Bin defined from wavefunction |ψ 's Bell states.
In possession of the previous relation, simplifying Bell states' relations concerning collectable data points as quantum dots embedded in a 2DEG layer of the high electron mobility transistor (HEMT; for higher state of carrier's mobility) and metaloxide semiconductor field-effect transistor (MOSFET technology), did not require the study of spin conditions. The requirement to examine the four well-known Bell states' scenarios during the course of entanglement in the 3D space where CNT coils remain, was also eliminated. In fact, from the point of particle confinement, a depository vector emergence by some arbitrary angle for a storable qubit in the storage film, to the point of storing Boolean and qubit data as the lower layers of the semiconductor's gate electrode, is studied theoretically. In addition, the present chip design's architecture appreciates Choi et al. of [6] 's 'MOSFET technology utilizing CNTs', to some extent in application's design basics thus not entirely covering the final design outlook itself.
The latter and former paragraphs are preferred as the main objective of the fabrication process rather than studying the probabilistic nature of entangled N-tuplets between the remaining gates in a staircase manner. That is, quantum confinement against entanglement Fermi-level regime, where the Fermi energy is ought to be determined where the electron concentration and effective mass [27] meet.
In this case, it is imperative to assess the mass confined into the depository's vector bands of the memory for an observable quantum efficiency quantity within the memory cell's domain (e.g., compare with [5] ). In contrast, here, 'quantum efficiency' is not of 'the number of collected electrons over the number of incident photons' for a solar cell defining its level of responsivity via factor of absorption coefficient. In fact, this quantity is studied by the perception that supports resonant cavity layers to the actual memory cell layers of the chip in terms of 
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This relation is of fermion type; both quanta input and output paradoxically are of fermions. Thus, the term 'fermionic quantum efficiency' stands pertinent for hot electrons or hot carriers denoting the principle behaviour of quasi-Fermi characteristics upon the incoming hot electrons from 2DEG staircase layers in entanglement. The latter carrier characteristics is due to the grouping result of poles: α, β in Fig. 2 .1, §2. This effect comes from CCNTs that subjugate mobile carriers to act directional in favour of the entangled wavevector approaching storage cells for all incoming electrons from the 2DEG system to 3D-space, subsequently, committed to a 2D-quantum capacitor of the memory cell. The entangled wavevector is hence derived via, E ≡ " e p −1e2e wwhere E |Ψ , represents the probable energy expectation on wavefunction, |ψ 's Bell states product from (1.1), for the amount of work done in spatial dimensions dxy satisfying E E as the energy of the entangled wavevector, E. Dimension dz in return, satisfies Ee,z as the energy of the 2DEG or in general, the energy of D-dimensional,
, from the point of quantum wells to the point of charge's storage trap(s), correspondingly. In addition, k for energy Ee,z, is in regard to Leadley of [22] 's wavevector definition used to describe a free particle of mass m when it's in confinement, however, not being in entanglement, e.g., the choice of z -direction in the 2D system. Entangled energy E E , in the energy product is of scalar form, thus the magnitude of energy is of interest and not its direction, since the direction is already exhibited by directions of E |Ψ in the denominator's distribution area via implication, Ee,xy E |Ψ −→ E E . In other words, the more energy distribution of Ee in favour of direction z against xy, the more discrete the energy product and thus, partitioned internally. Now, having from relation (2.2) in [10] , 5) and (5.13) from [10] , whilst benefiting from the current report'relations (1.3) to (1.5), thence,
φi , i = 1, 2, ..., n .
(1.6)
Let Ee, serve the classical energy expectation on electrons representing circuit component's classical Boolean logic E, which is the non-local energy expectation from the circuit. This non-local energy expectation must be the remaining energy across the circuit sever from Ee and E e L V , H V
−→ |Ψ
, but not the 'local energy' which is the energy Principles and introduction 4 associated with the regions outside of the sub-system and thus their interactions with the sub-system (see relation 5.15 from the concept of local energy density in [10] ). By means of which, the levels of degeneracy principle of energy-states from mobile carriers including their probable superposition to storable time and data space locations are discussed by definition. This definition should be relevant to the nature of circuit's capacitance, i.e., degeneration of eignstates corresponding to identical eignvalues of the Hamiltonian in aim of maintaining a symmetry between 'electric potential energy states' (observe relation 1.6) and 'electric flux density'. The degeneracy behaviour in principle, appears from Maxwell's equations in this case, is by clarifying bit frequency ν bit 's physical property and characteristics. Symbol φi, is one-electron wavefunctions and kC , in singled-one-electron product of (1.4), is the electrostatic constant from Coulomb's law, whereas without the consideration of e1e2ṫ's relative existence, the remaining component kC ed −1 , is therefore measured in volts. Perceivably, the atomic units, me, and e, for the electronic circuit at time t = 0, represent a closed loop of Hamiltonian type denoting the time evolution of quantum states for the entire circuit once the current flows, hence computing the total energy of the system. It is also perceived that in this case, all corresponding equations are of ratio time-dependent Schrödinger's equation (not time-dependent) via time factorṫ of E. This type of equation is governed to be conserved for sufficient capacity, consequently maintaining a time-independent Schrödinger equation expressing a steady-state similar to the indication made on 'quantum sub-systems as circuit blocks', discussed by Delaney & Greer in [10] . Once the shift of pure state at time t ≥ 0 occurs at some closed-loop state of eignvalues via depository vectors on the memory components, here, the waterfall input/output observable operators, the system's performance as the circuit's power supply is deemed to be not in a pure state any longer. This shift from pure state to a new state occurs, once the fuzziness of 2DEG system and CCNTs comes into practice. In such scenarios, the correlation of inputs and outputs for the involved subsystems could be expressed through the expectation values:
Expressing that, 'the inputs and outputs are specified in terms of subsystem observables, or operator expectation values, and these quantities must correlate through a density matrix' [10] , wherein this paper, for the ratio-time-dependent state, we merge the concept into
Let time t, be empirically dedicated to operator expectation input valueî, and asymptotically, the stored proper time τΣ dedicated to operator expectation output valuê o. By composition, the interdependency with inputs and their storable proper time including stationary time (or, time at rest) is carried out via,ô "î (t) " , once the time factor integrals are implied to operator expectation values,
DîôE
. Now, by realizing the time dilation principle [25, 41] , and Einstein's relativity [14] , one could herein deduce, Theorem 1.1. It is supposed that, storable proper time to be the time given to a particle as its time property on its worldline connecting geometric points of field lines of (4.1) with e 2 e1e2ṫ 2 of (4.2), §4. The following possessions indicate the conditions of this theorem:
(1) Let e 2 e1e2ṫ 2 possess stationary time t1 and t2 of dt ↔ τ from (4.3) for its unaccelerated worldline with respect to accelerated worldline performed by the involved particle.
(2) The accelerated worldline in possession (1), could be of Gaussian curvature of k < 0 representing forî's data, which is being stored in short intervals versus long intervals when the mobile particle's worldline super-symmetry performs, k ′ > (k < 0), in the context of space-time simultaneity from special relativity.
(3) In possession, these states of curve in (2), could lead to homogeneity of time quantities t1 |t2 and t2 |t1 despite of their highly symmetric relationships (4. Let the above-mentioned particle in Theorem 1.1, be a storable electron of charge, e, from special relativity (SR). The stored proper time for the inputted data is thereby emerged for its future time in entanglement via 'time barrier' symmetry (t1 |t2 ) or (t2 |t1 ), such that, data displacement from one memory location to another throughout the course of time is plausible via the circuit itself as, 'internal data partitioning'. The so-called 'one memory location' is denoted by a '1' which is multiplied by the time symmetry as a unit defining 'data displacement'.
Clearly, there is neither input/output (I/O) external data-partitioning nor I/O union compositions, whereas the given confined 'quantum timing frame' is prior to data type and bus subsystem's way of allocating and program compilation process. This time frame condition is discussed broadly in §4. The chip's dependence upon the I/Os, this time frame establishment therefore encloses operator expectation values, DîôE and DîE ô into a 'satisfied correlated I/O expectation value', DîtE and ôτ0 , respectively. These 'correlated I/O expectation values' are for those interconnected gates with multiple inputs switching simultaneously, which is due to the time and data loop's characteristics, consistent to the following argument's paradox:
-----Contradictorily, as we confront in §4, 'time' for these subsystems behaves in accordance with Russell's Paradox, just as generalized in the calculation made on (1.8) and (1.9). So, the partitioning of a system from a quantum mechanical viewpoint is a resolved point, since the time problem itself is storable in addition to 'read and write data input' process. Hence, perpetuating the steady-state in a loop of subsystems' inputs in correlation to outputs as 'readable data' is proceeded, no matter the degree of freedom defining the role of density matrices, the data in-and-out process is partitioned periodically. That is, partitioning and storing proper time according to future closure relation, (4.14b), §4, specifying, τΣ ≈ 0.7071˛ṫ0˛whilst time, t, is ticking as t ≥ 0 for the next data write time phase, W R.φ1, and read time phase, RD.φ1, operation. -----Recalling (1.4), we have used the Pythagoras theorem reasoning that, E |Ψ , as hypotenuse according to the initial theorem and, d, later known as radial time distance, r, from (4.15), §4. This is the distance recalled for the geometry of revolution in favour of 'depository vector', Σ, in the context of Hyp. 4.1. Thus, the entangled wavevector E in all product relationships, should also possess a complex number value representing a complex plane in the space and path of electron's transportation. Therefore, this type of quantum efficiency describing products of (1.2) through (1.4), fulfils 'Image Logic' of the storing data, where the necessity of installing catalysts and absorbers across the chip is considered to be vital during chip's fabrication.
In practice, since computer memories require a capacitor that preserves stored charges and a transistor serving as a switch in aim of write data or read data from the capacitor, possessing high transconductance is a must, where FETs in this case, HEMT (e.g., [26] ) and MOSFETs are deemed to be the most appropriate technology for this design. To this account, the 'waterfall staircase system' (Fig. 2.1,  §2) , possesses the switching ability in its fundamental structure. All electrodes in the circuit plan must satisfy write time phase W R.φ1, and read time phase RD.φ1, when relevant p.d.'s (potential difference occurrences) are applied between the chip itself and thus its components here as:
-----At least, two CNFET inverters with unequal electrode length L and equal width W by ratio, L : W , indicating circuitry's electrical resistance, next to the chip's α-pole; β-pole at δ-pole in the middle. These inverters are connected to a pass transistor logic (PTL) via e.g., a CNFET transmission gate representing time phase φ2, to refresh all 'symmetric and asymmetric stored data' including, 'asynchronous or non-coordinated time (early, past and future)/'synchronous stored time' and 'data storing event', across the waterfall system into memory cell for either pole (see relations 1.10, 1.11 and Fig. 2 .1 of §2)! For this post-mentioned logic, 'time storage, time phase φ2-values as rise-decay of time phase', is in aim of verifying the process of refreshing time cycles on the α-pole, β-pole and δ-pole data feedback. This is done by PTL layout adjacent to the δ-pole, which is also completed with circuitry's substrate growth and construction phase. -----Reasonably, the nanodots in the porous film ( Fig. 2.1c,  §2 ) in polarity, are positioned below the memory cell's insulating film layer in contact with the CNT. These nanodots are filled with a charge storage material which is one of silicon (Si) and silicon nitride (Si3N4) claimed by Choi et al. in [6] , thus storing charges for a long period of time, which still requires the determination of φ2 problem in electrical functions. This requirement is due to prioritizing the charges' autonomous repositioning of their space and time occupation across the waterfall system's components (discussed in §4 & §5).
In general, the porous film is made of aluminium oxide (Al2O3). The CNT mentioned, is not of a pillar type CNT, and is of semiconducting type, where pillar-CNT by comparison should possess an ohmic electronic behaviour as metallic type unaffected by a gate voltage due to the role of CCNT adjacent to it. With compliance to time phase problems from VLSI basics by Pucknell & Eshraghian of [30] , the time phase ratios involved in the poles distributed across the waterfall gate ohmic contacts for 'ideal conditions', is given by
whereby n ≥ 4, and the dimensions of the transistors, grouping for these poles explaining sheet resistance, Rs, and measuring resistance, R, of thin films with uniform sheet thickness, θ, including resistivity ρ, shall be,
Principles and introduction
(L : W ) m , and, α, β, δ. A data flow representation of PTVD-SHAM system and I/O behaviour for storing sequences of variant data-time bits on a computer database system. Excited charge, e, and active regions of the α, β, δ poles of the chip are deemed to possess light emitting property via e.g., edge-emitting light emitting diode (ELED). Also, actors of human-computer interaction (HCI) play a vital role in collecting data during PTVD-SHAM's time-data analysis.
The complementary pole of δ, is δ ′ , whereas the latter or former are perpendicular to junctions α ′ 90 • and β ′ 90 • , geometrically (Fig. 2.1d,  §2) . Associatively, as a preamble to Fig. 2.1,  §2 , the data flow diagram on p. 7 embeds into its structure, the states of storable time and data in release in form of sequences of bits. This diagram emphasizes on (1.9)'s I/O analog behaviour despite of depository vector's pattern-complexity of inputs/outputs between the chip's logic gates. A loop is generated solely for refreshing time-data cycles via time phase, φ2. Moreover, this loop, is for storing light purposes which is already apparent to scientists that, storing photons as minute energy packets of electromagnetic radiation into a memory cell is somewhat impossible unless, done in some quantum interference experiment.
It is crucial to not confuse 'time-data' with 'time-varying data' visualized by Joshi & Rheingans in [43] , which deals with data in motion and information concerning the kinematics of an arbitrary body in our universe. Even though these people propounded time as individual steps of event counts and snapshots taken for large data-sets (abstract of Ref. [43] ), 'time' in the current chip by contrast, denotes to all events of past, current and future, 'simultaneously'. 'Data' however, indicates to all information related to time and space inclusively, once 'time of time-date' is manifested for that particular event's information tuneable to any time location.
So by comparison, on the one hand, 'data' itself in this chip is not tuneable autonomously unless dealt with the operating computer user (operator), while on the other hand, 'time' is tuneable autonomously in this chip without a human user interaction (operator dependant; HCI dependant).
PTVD-SHAM elucidates a new generation of methodologies to store 'time-data' parallel to, or, even into light (e.g., [50] ), once a few photons are looped between memory's cavity system and quantum states of photovoltaic effect when the cavity for excited electrons reaches a thermal level above Fermi level (see pp. 9 and 11). In this case, the total energy of either form of matter representing bits of information satisfying relation (1.6), could be preserved during data transactions between all memory locations in a cyclical set of: 1-time frame, 2-data frame and 3-converted frame of electrons-light/light-electrons, across the memory channels. These memory channels are of charge material for the non-photonic material (Fig. 2.1c,  §2) , and optical micro-filters for the path of light installed discretely as an extension to polar sites of α, β or δ (Figs. 1.2; 2.1 of §2). These chip-scale filters govern the intensity, deflections and reflections of a photonic material that carries information whilst being propagated through the system. The photonic material for optical buffering [27] , mainly deals with the cavity system, absorbers and filters with a determination factor of light interference and deflection course during operation.
It is conceivable that a chip-scale micro-Faraday filter with apposite direction to an optical fiber plays an important role in-between poles of α and β installed into zone Z ′ of Fig. 2 .1d, §2, isolated from the gate electrodes of either pole in the centre i.e. poles of δ. The optical process of either micro-Faraday filter whilst having their own angle of light deflection, the filters' beam reflection is to preserve interference and coincidence of photons coming from the optical buffer to the receiving unit. The schematic representation of these filters is given in Fig. 1.2 , where the method generally maps from the diagrammatic setup of [27, xi] and [49] , now into micro chip-scale measurements. Designing the micro-optical fiber complies with light spectra of high/low intensity applications akin to edge-emitting LEDs (ELEDs) layout, does benefit from the following classical equation [46] . The value of the normalized frequency ν, hereinafter referred to as the ν number in an optical fiber path is given by
where a, is the radius of the fiber core and λ, is the wavelength of the light propagating in vacuo. The ν number of the normalized frequency in (1.12), is a parameter for defining the construction of the optical fiber. In a region in which the ν number is less than 1.57, only a single mode of propagation exists. This region is referred to as: a single mode region. When the ν number increases above 1.57, a greater number of modes appear in proportion to the increase of the ν number [45] . Base upon Snell's law, n1 and n2 represent the refractive index of the optical fiber medium, relevant to the principles of optical fiber communications, computing how much the speed of light, v1 as c ≈ 300000 kms −1 , is reduced inside the medium in terms of c → v2 = v. Other essential optical measurements in the experimental phase of the PTVD-SHAM project should obey the standards of [46] (see also, §6).
For the chip's time-data in a photon, the design and integration methods of [49] , is associated with the current optical buffering system resulting 'Faraday effect', which is based on the classical theory of 'Zeeman effect' as ensued in regard to Hyp. 4.2, §4.
The manifestation procedure, or, Megabit-pixel per second (Mbp s −1 ) recording system of 'image logic', can be done by incorporating charge-coupled device (CCD)-chipset layer and red-green-blue (RGB) filter, installed above the optical buffer layer. The classical equation is
where, magnetic field B of the equation, is measured in Teslas and is excluded from the B-field of CCNTs, thus, this field is in enclosure to the magnetic field of the magnets surrounding the vapor cell; Symbol V, is the Verdet constant for the material measured in units of radians per Tesla per meter; ℓ, is the length of the path (in meters) where the light and magnetic field interact; ζ, is the angle of rotation measured in radians.
For isolating the magnetic field in the frame of alkali vapor cell with the surrounding magnets from the optical fiber environment, we could also state
Aiso, is the slice of isolated surface area (change of rectangular), whereas Viso, is the isolated cylindrical volume (shell method) from B-field, expressing the involved magnets for the alkali vapor cell in isolation to the involved optical fiber. Symbol b, denotes the thickness of the shell and, rC, is the circular radius expressing the involvement of b, being excluded as b ∧ B → 0 = b. Otherwise, b, is being included as, b ∧ B = B, which thereby deduces the volume isolation as not being isolated or, an unsuccessful attempt of B-field isolation from other circuitry components, paradoxically; i.e. non-isolated B-field, or, ¬Biso which is of B-field type. An 'AND closure operator', or,
bi is here to assist the problem for all limit conditions of b not merely being existential to one b (denoted by symbol ∃, with a commencing zero index identity). Hence satisfying all conditions of b in (1.14), is when bi intersects with the rest of b-elements for all B-field isolated/included-ratio, Biso : B. Similarly, the interference of E-field with b should also imply to logical conditions of b, as given. In continue, since r is the average radius of the shell, the outer radius is, r +2 −1 b and thus the inner radius would be, r − 2 −1 b. As a result, the volume of the shell is: (Volume of micro-Faraday filter ) -(Volume of micro-vapor cell ), i.e., the deduction made on Pred. (1.14) . This theoretical concept of isolating microchip components from one another is believed to be essential, especially when the CCD and lenses are too, associated during and after the fabrication process.
Description of the SHAM Chip
The technology incorporates in its circuital fabrication or anatomic phase, -----Firstly: the substrate possessing layers of sapphire insulation; subsequently, in the super-helical circuit's structure, one buffer layer out of two having GaN thus, resembling one pole of the combined switchable transistors to some HEMT heterostructure architecture, in principle. The air-core spatial aspect in measurement, explicates a free zone which does not allow the involvement of terminals expressed as gate, source or drain in the initial fundamental structure of transistors, here, containing quantum wells in the chip's structure. Therefore, one pole has a free zone Z; let this be defined for the upper pole of this memory chip, and let the remaining pole (lower pole) be a Faraday effect zone of Z ′ , for this pyramidal circuit (see also Fig. 1 .2, §1). Note that, the buffer in either pole shall remain consistent for any incoming data such that, the carbon nanotube sustains the best location of data at any point of data loss probable occurrence (escape of data flow or due to some technical problems on voltage bias), reciprocally. A substitution for the HEMT technology in this inventionmodel is proposed methodologically as MOSFET in aim of engineering 2DEG, where the latter is deemed to possess high transconductance measured in Siemens suitable for common memory design and architecture incorporating CNTs (e.g., [6] ). However, MOSFETs fail to candidate themselves as high memory devices discussed in [6] , and the suggestion on an alternative solution is the current technology in the perception of HEMT and coiled CNTs embodied in this invention model. The prime agent to this solution is to use a catalyst, electric conductor and SiNx, in regard to the insulating layer within the fabrication process. ----------Secondly: the installation grade of a pair of carbon nanotubes in some geometry of say, e.g., double-helix with resemblance to a helical antenna used in 'plasma physics', mappably. The links between their gaps (or, bonds) shall be given in terms of electron jump in its displacement between the nanotubes' membranes measured in deca of angstroms or, 10Å = 1nm multiplied by a scalar real number, r | r ∈ R, for the occupying vector space. This measurement defines sizes of membrane strands' nodal integration in a tensor manner for the electron jump at any point plausible, probabilistically. The result of this, allows an ultimate storage of data no matter the mutation course of some particle, in this case, an electron on any level of the permittivity state for this super memory. Furthermore, the notion of indices (n, m) as 'chiral vector', is not acknowledgeable as, n = m, representing the helix nanotube material as 'purely metallic' for CCNT perceived by Lambin et al. of [21] . Thus, n = m is the most adequate in preserving a semi-conducting electrical property in practice (generalized by e.g., Lambin et al. in [21] ). The junctions between CCNTs from one staircase step to another per catalyst, is of (n, m) ; m − n = 3q, where m, n and q are integers, showing the transition, metallic→semiconducting→metallic [39] , forming in this case, a CNT diodic junction (see Fig. 2 .1a, and [8] ) done by a linear junction between armchair and zigzag. The CCNT diode junctions, ideally represent photovoltaic effect when the cavity for excited electrons reaches a thermal level above Fermi level measured in Electronvolts (eV). This effect occurs, once the excitation of electrons and their overall conduction process are in place, hence converting light into electrical energy. The conversion of light occurs, once the accumulation of energy valance begins to perform quasi-Fermi levels (or, the sum of quasi-quantized energy states) for the majority and minority of carriers, mobile within the cavity's environment. -----In contrast to CCNTs fabrication, the growth direction of pillar-shaped CNTs (observe Fig. 2.1 ) follows the direction of the electric field in the plasma enhanced chemical vapor disposition (CVD) process discussed by Ren et al. in [32] and exemplified by Umeno et al. in [39] . In this case, even under high axial tension, CNTs should satisfy a vertical metallic interconnection course of integration whilst preserving a chiral vector value of n = m or (n, m) ; n − m = 3q → 0 as being an armchair type remaining metallic or, (n, n) discussed by Collins & Avouris in [9] .
In contrast to CCNTs fabrication, the growth direction of pillar-shaped CNTs (observe Fig. 2.1 ) follows the direction of the electric field in the plasma enhanced chemical vapor disposition (CVD) process, discussed by Ren et al. in [32] and exemplified by Umeno et al. in [39] . In this case, even under high axial tension, CNTs should satisfy a vertical metallic interconnection course of integration whilst preserving a chiral vector value of n = m or (n, m) ; n − m = 3q → 0, as being an armchair type remaining metallic or, (n, n) discussed by Collins & Avouris in [9] .
In continue, the threshold voltage V th , increases versus one of the gate voltages when I d remains constant, hence holes from the CNT are injected to the oxide-nitrideoxide (ONO) thin film between CNT and the gate electrode. It is deemed that from the electric field between each CNT and the gate electrode, the induced charge density σ, increases with proximity to polar CNTs of the chip (refer to the lower right graph of Fig. 2.1b) , discussed by Choi et al. of [6] . Moreover, localized charge distribution enables charges to be induced into the nitride film of the ONO thin film due to the high electric field distribution from localized CNTs (Fig. 2.1c) , and charges trapped in localized areas of the ONO thin film may be dispersed concerning drain current I d , for either pole. This behaviour is normalized by utilizing metallic CNT adjacent to CCNTs, splitting the induced charge into different traps of the ONO as a choice of path for charge e (the continuation to this, is subject to §4). Hence, a CNT with a diameter of 3 nm for an ONO thin film between the CNT and the gate electrode, being regarded as one single layer with an effective dielectric constant of 3, the calculated electric field for an applied gate voltage of 5 V would be, 970 V (µm) −1 [6] . ; Krämer et al. [19] and Okita et al. [26] , in description; (c) represents the memory layer nanodots to store data discussed by Choi et al. [6] .
In other words, the exemplified gate voltage forms a strong E-field which is enough to induce a Fowler-Nordheim tunneling in the memory's CNFET application set using MOSFET technology. Furthermore, collapse of current or 'gate lag' problem is considered to be reduced between the division points. This reduction occurrence, is due to the proportional role of the CNT interconnection against CCNT in normalizing the electric current between the HEMTs from either pole, connecting source and drain electrodes to the gate electrode via contacting memory cell layer, simultaneously.
Before the depletion stage of current I d , in its time response measurement for either pole as, α (I d ) and β (I d ), the carbon Fermi energy in diodic points (contacts) occurs wherever CNTs join. These CNTs join each other with different electrical property (see nanotube joints and compare this with [8] ), exhibiting quantized charges with sizes of ≤ 10 nm at room temperature. This type of quantization attracts structures for dynamic storage devices and data receivers in conventional computers and thus, resonators here as, e.g., super-RAMs and telecommunicators. The reason is the model's practical role for a real high to low p.d.-drag, defining the 'waterfall effect' in the chip's application.
The diode-contacts mentioned formerly, denote the 'voltage drop versus increase at the ends of the circuit in compensation' from both sides i.e., the cyclical state of electric current from either pole as, α (I d ) or β (I d ), correspondingly. The prevention factor on electric current coming from either CNFET with their base-CNT, is to prevent leakage problems thus acting like valves in-between α and β of the chip. Nevertheless, once the overflow occurs, the voltage drop on one side, does not mean the loss of data since on the other side, as the other CNFET pole, provides the same data from drain electrode reversibly. This is due to the structural representation and orientation degree of the CCNTs and catalysts.
The following is in conjunction with Fig.2 .1a materials and components as pointed out by number, i.e., a mere theoretical embodiment of the invention-model, where this integrated conducting/semiconducting device set is comprised of:
1-Copper (Cu) gate as a conductor from HEMT-to-helix or core and vice versa (the second as 'helix' or coil, is done by priority for the privileged places to store electrons, otherwise, it is the prioritization of the conduction grade of electrons).
2-Unintentionally doped (UID) AlGaN.
The thickness size varies from, θ ∈ (6.67 nm , 25 nm], in the layer's geometric space measurement for its staircase thickness, based on ratio θ2 :
: θ3 wherefrom left as middle to right as minimum-θ, represents ratios, 2nd:1st and, 1st:3rd descending stair, respectively.
3-SiNx insulating layer within the staircase core of the PTVD-SHAM Chip.
4-Gate: Titanium (Ti) or Gold (Au). This applies to thick gates' principles for width and length measurements.
5-Memory cell e.g., (SiO2/Si3N4/SiO2) with a thickness of ∼28-30 nm.
6-The symmetry of MOSFET/HEMTs as 'upper pole' (frontal portion is the memory cell).
7-Unintentionally doped (UID) GaN buffer layer. Size: 1µm for its thickness.
8-Sapphire substrate symmetric to MOSFET substrate, is for stable current against alternate current (AC) between terminals and the incorporated CNTs of this chip which possess high electrical conductivity (recall pp. 11 and 12). The thickness of this layer varies up to 350 µm.
9-Cavity layer inclusive to the paired CNTs between the base terminals.
10-A novel mechanism representing electro-migration and multilevel metallization, here for vertical metallic interconnection (purely metallic CNT pillar construct with a chiral vector value of n = m, e.g., pillar-CNT, part b). This mechanism basically appreciates the model and utilization layout claimed by Greenberg et al. in [15] . Methods for bundling the pillar-CNTs attached to the staircase electrodes using electrophoresis, is claimed and discussed by Kim et al. [16] . Despite of number of turns, a CCNT in association with pillar-CNTs has tube and coil's minimum diameter of ∼30 nm and 300 nm, respectively, with a theoretical inductance measured in micro-Henries.
11-A 4-dimensional chart of space-time charge interactions for all poles; spatial axis λ1 is measured in microns and, λ0, λ2, as maximum-to-minimum geometric length units of (1.11), where Hertzian concentration of 2DEG by time function f (t), is measured in Hz. These considerations are satisfied by logarithmic interactions between poles, where the spatial occupation multiplied by timefractal t −1 , generates the speed of interaction-mean for the circuit's total charge. Delta pole, δ, is f (t)-dependant evaluated by time phase φ2, compared to pole's lambda spatial property.
12-Zone Z
′ , serving the optical buffer and relevant micro-filters explained earlier on pp. 9 and 10, §1; debates on the conditional planar or architectural extensions to the chip's poles.
Functions and operations
The time-varying & data super helical access memory (PTVD-SHAM)'s main functions, satisfying a state of conservation of all classical Boolean logic & image-logic states, in a non-volatile versus volatile mode conversely, is categorized and conceptually assigned by 1. Incorporating HEMT and MOSFET Logic for memory layers.
2. Incorporating, waterfall wave filters, here as time-purposed crystal oscillators; a combination of CCNT and Capacitors as series band-pass filters to form a passageway of normal frequencies between I/O, thus attenuating frequencies outside the range during operation with an advantage of freedom of choice of precise time and location for data. This type of oscillation would be more advanced than say, e.g., crystal momentum conserved in interactions between electrons and phonons in a crystal [18] .
3. Integrating catalysts for best conductivity, reducing complexity on CCNT configuration as synthesized between catalysts at specific staircase sites. This is for regularizing thee black body effect i.e. an object that deflects and thus controls energy accumulation by distributing it into other layers of adjacent waterfall chambers. The energy distribution prevents 'thermal radiation overlapping', including the conversion of photonic states of data into charge states of data.
4. Satisfying cavity's quantum property via pillar-CNTs, memory cells and coiled CNTs as CNFETs and CCNT-FETs, respectively.
The operation module that involves the electro-migration throughout the functions mentioned above, for the circuit's electronic components would then associate to operational conductivity problems as follows:
-----Once the delivery of electrons to the drain electron is made from the polar layers and the base carbon nanotube, it is then considered the mobility of electrons between the helical carbon nanotubes averaging between the highest mobile electrons (ballistic transport of hot electrons in the 2DEG layer according to relation 1.2, §1), as the ones attaining the soonest. In return, the typical electrons being conducted via base-CNT therefore, are considered the soonest otherwise the last ones in arrival. Hence, the delayed charges of electrons (holes) are stored to the memory cells' last addresses or the farthest memory location to base-CNT (or, 1st rising stair, where biggest helical CNT resides). Consequently, the soonest ones in terms of first-in-firstout (FIFO) are the ones already stored in the memory cell's address e.g., leftmost part of the upper pole's wafer construction against the notion of the first popped-out data in the rightmost part of the upper pole's wafer. This is done when writing data operation is enabled via PTL logic setup. -----This type of conduction, prevents latency and other problems in accessing data by averaging the time of data-dispatch, store and access, now prioritized as: 'Where is best to deposit data pre-per second' ?
This so-called 'pre-time attribute' is forwarded for a pre-optimized prior location and time for data being stored and thus accessed functionally/instantaneously via helical CNTs. The time-data accessability is a resolved issue due to the existence of the helical structure of the incorporated-paired CCNTs. The mutual conductance or transconductance as described in the previous paragraphs on late and early carriers here, electrons, from both HEMT poles to the centre (or, the staircase where helical CNTs embed in), is calculated by
where the latter and former relations initially come from the transconductance formula in field effect transistor's general cases, parametrically,
As if said that, the distribution in (3.2) for the electric current is expressed by gm , which is the distributed ratio of all current, I, on the output port between the 'helical CNTs and electrodes' as, ∆I ds,CNT and, ∆V gs,CNT(α,β) , denoting that all voltages on the input ports of the source and gate electrodes, are followed by base-CNT voltage, V CNTβ and VCNTα, in terms of, ∆V gs,CNTβ and ∆Vgs,CNTα, respectively. Hence, for both poles in respect to their carriers' current direction with respect to their p.d. occurrence, therefore, relation (3.2) becomes the most privileged in practice.
The role of Gaussian curvature and the concept of electrons in B-field normal to external E-field via Maxwell-Lorentz theory in Minkowski's space and time universe
In cases where in the field of induction, a study of an electron in motion with alignment to the S and N poles of the CCNT is being prioritized, the study of other bodies as mobile electrons coming from quantum confinement in HEMT cases, are too reciprocally prioritized in product terms. The variations of energy states with the external fields are reflected in the electrical and thermal conductance of the CNT with chiral vector unit n = m. The CNT as 'pillar CNT', is vertically constructed between the electrodes of either pole. The number, the heights, and the positions of the conductance peaks, are strongly dependent on the external fields where B-field and E-field are visited. This condition is satisfied by the following electromagnetic process initially elicited from the theoretical notion of Minkowski's space and time,
,Σ ≡ Σx + Σy + Σz 3 = 1x + 1y + 1z 3 = 1τ , Σ = 1, (4.1) whereṫ, is the time factor equal to dt dτ , or simply,ṫ −1 = √ 1 − v 2 c −2 , defining 'relativistic time intervals' between the storing events of data. Ergo,
and 1τ
wherein this caseṫ 2 =ṫ 2 , obeys Russell's Paradox (e.g., [31] ; [34] ) as a 'free variable' satisfying global time scenarios on the current frame of time ratios, due to the probabilistic existence of electron of the charge, e1 for e of product e 2 e1 and, e2 for the same e of product e 2 e2, in the context of simultaneity. Time, t of c in
as stationary time in (4.2), is due to the definition of speed of light, c, an invariant speed ≈ 300000 kms −1 . In other words, time entanglement of past, current and future events for data product value in terms of data constituent, hereby as, one entangled e in a probabilistic flow of entangled and non-entangled electrons (compare with quantum time entanglement of electrons [24] ), could be expressed as,
Let time t in the 'time dilation' concept, represent relativistic time, and τ be the time at rest or 'proper time' being validly defined in Einstein's theory of SR. Thus, specifying this proper time via implication relation elicited from 1τ in (4.2) for bodies e1 and e2, respectively, dilates
The previous relation generates a 'Newtonian attraction' in accordance with Einstein et al. [14] on the basis of two points of mass, m and m1, describing their world-lines satisfying cases relating to mm1 in the context of Lorentz's rest mass and relativistic mass of special relativity, correspondingly. Let E represent an entanglement vector for electron charge e and e2 relativistically. Body charge, e2, is deemed to be in confinement thus the notion of complex plane's engagement in theory stands relevant upon e2.
In other words, the involvement of imaginary unit, ı ≡  = √ −1 in these previous relations explains the presence of at least one complex plane pertinent to the emanating field sourced from CCNTs.
Once the problem is discussed in terms of the point of confinement on e2 to the actual point(s) of probable entanglement locus expressing e2 and its symmetry e ′ 2 , as an entangled state of the same particle's occupying space, the product of vector E thereby suits against proper time τ . Consequently, paradoxṫ 2 =ṫ 2 , will emerge from this vector-form entanglement. The theoretical state of Gaussian curvature, k < 0, a hyperbolic geometry from the diametric viewpoint of the CCNT's structure, from centre to circumference of the nanotube against k ′ > (k < 0) inclusive to the charge and fields' involvement; (b) curvature function, f (kσ↔ρ), with an evolutionary quantum charge density, σ ↔ ρ-index. See also, current Section's items: † and ‡ on the subsequent pages. † -----Operation: the curves of Fig. 4 .1a satisfy B-field and E-field loci where're therefore visited on charge e, in its electro-migration of e 2 e1e2 on world-line at P and its symmetry P ′ , for intersected charge e between curvatures k ′ > (k < 0) and k < 0. This occurs when from the drain electrode, 2D hot electron migrates into the cavity region between first point electron and second point electron of charge e, as e1 and e2, respectively. When the external hyperbola of the migration line reduces to internal hyperbola with centre M of the B-field lines, therefore, touching the world-line in P, achieves ρ = ∞ for magnitude c 2 ρ −1 , relevant to the debate made by Einstein et al. [14] regarding space and time. So, the fields' interactions, permits their lines to form external curvatures in a magnitude of a displacing field which permits electro-migration on both sides of the curves at the magnetic polar points of the CCNT, such that, a selective approach (random) of the charge being stored in the memory cell becomes apparent. This selective approach for the involved charge is in manifestation, once the paradox,ṫ 2 =ṫ 2 , in subsequent relations sustains. This is due to the earlier vindication made upon the fields interaction course for all superimposing charges of e. The E-field lines radial to the cavity's core perform with a deflective course of eee1 and eee2 depending on B-field lines' polarity. The area of selective displacement of the charge is of elliptical volume otherwise spherical volume of space (see e.g., relation 4.18) demarcated between hyperbolic points of the fields. The eventual resultant on this particle(s) demarcation, produces 'image-logic patterns' of the stored charge in terms of Moiré pattern, submitted in relation (4.21). The selective superposition state could be amplified by the catalysts between CCNTs. Fig. 4 .1b curvature function, f (kσ↔ρ), with an evolutionary quantum charge density, σ ↔ ρ-index, represents continuous charge density of total charge, Q, of Gauss's law over two-to-three dimensional worldline whose curvature expands and contracts spatial dimensions between B and E-field lines. This expansion/contraction of space dimensions is done via time line as radial time distance r, relevant to equation (4.18), introducing contour integral results, (4.10 and 4.11), as a follow-up on Fig. 4.2 . The latter integration output, is adjusted for energy spectra satisfying the contraction and expansion grades of energy bands for storable and passing charges (or, transitory charges) between electrodes, cavity and memory cell layers. Colour representa-tion of the spectra performs a relativistic Doppler shift effect (e.g., [35] ) from the body during curvature's geometric transformation. The charge's mass condition by its energy state relevant to the evolution mentioned earlier (Fig. 4.1b) , is given in Tab. 4.1. ----- ‡ -----Operation's deduction: it is by operation deduced that, the Gaussian curvature of k ′ > (k < 0) against k < 0 from Fig. 4 .1, for any problem involving all geometric conditions upon bodies in the B-field and active layers of the semiconductor (here as the 2DEG layer), remains intact to the notion of 1-bit logic against 2-bit logic. The latter bit form, equivalently in quantity, represents one qubit to the course of entanglement principle. This course of entanglement for one qubit, assumably occurs within the magnetic field prior to the particle's confinement. -----At issue, the fundamental notion to confinement is of signifying e 2 e1e2 , which is always equal to storage vector, Σ = 1, cross product to its spatial Σx, Σy or Σz as a net storage productΣ, such that 1, here, represents 1-bit in favour of some spatial dimension in form of Σx, Σy or Σz. The latter storage product is being fulfilled, once the net direction of motion of e, e1 and e2 is clarified, i.e., when the ratio to the defined spatial directions is too evaluated, accordingly. ThisΣ is neither of velocity vector v, nor must be confused with acceleration vector a ascribed in Minkowski's space-time viewpoint, whereas, supposing that, arbitrarily one of the axes x, y or z e.g., by laws of delimitation on z approaching z = 0, eludes in form of
, forming a two dimensional cell, shall store data in favour of storage vector Σ for the exemplified dimensions x and y in two different stationary time scenarios, t1 and t2 of dt ↔ τ , as follows
This eccentrically satisfies one of the spatial dimensions properly thus, articulating that e1, could also be entangled with e2, whilst having in position, e ′ 2 , once the product is emerged from 1τ · Σ. Therefore, e1, becomes well-vindicated in its spatial data depository characteristics for proper time interval, dt ↔ τ , against the occurred time factoṙ t, and 1xy, representing the normal to 'velocity vector' in the hyperbolic world-line which has been already occurred at the moment of depository's bitwise transformation. [20] depending on the body's mass state of selecting trap sites via radius of time r = t, exclusively (see Fig. 4.2) . Symbol, γ, represents relativistic gamma from the theory of SR, whereas e ′ , is the theoretical counterpart of charge e satisfying far and close radial space and time distances between cavity and memory cell traps.
Thus, such vectors normal to velocity vector are ignored since the occurrence of time factorṫ from time function f (t) for Σ, is prematurely simplified into τΣ with area coordinates' limit to (4.11)'s time-symmetries in say, some 'image logic'.
However,Σ could be understood with the analogy of Newton's second law, F = m a, defining 'effective mass' in crystals using quantum mechanics according to [27, x] . To measure the previous relations after the storage vector event occurrence on 1x and 1y, benefiting from relations (4.14a); (4.14b) and (4.18), explicitly,
where discrete valued area of dA (xy,x i y i ) is perpendicular to electric displacement field, D in discrete axes of e's movement between coordinates xy and xiyi, or by case in point to the latter, x2y2. Discrete representation,˛− , under radical for P of the integral, could be any OR'ed value assigned to  in its summation form, P , in the negatively progressing definite contour integral result. In other words, 's sum by its assigned complex plane function is also independent of a choice of coordinates. This is given after enunciating the following hypothesis relevant to previous relation, complying with future relation (4.18).
Hypothesis 4.1. Two explicit storage outcomes on computable data in a memory cell may exist as charge, e, in an n-dimensional space traveling in a bi-reachable path as length contraction/expansion via √ xy advanced to the space area and volume occupation. The following proof by deduction, leads to the current hypothesis:
Proof by deduction. Two explicit storage outcomes on data for a super-helical memory cell is envisaged to exist as charge, e, given in (4.11) ready to be stored integrally, therefore measured in Coulombs per square meter when the depository vector, Σ, in closure, establishes stored time for either outcome. At the beginning, once the depository vector, Σ, establishes entangled time t in favour of entangled charge, e, equal to total quantum charge Q from (4.18), would therefore be in confined quantum entanglement on area A, as, Q˛√QQ ′`2 √ xyAx i y i´− 1 . This type of confinement is for outcomes of (4.11) and (4.18), where ψ (r), is Schrödinger's wavefunction, and time barrier t1 |t2t1 , is the confinement operator on any occurring entanglement. This entangling area of total charge confinement, thus generates a volume of freedom of area of choice Ax i y i for charge, e, via p Q √ QQ ′`2 √ xyV´− 1 , measured in Coulombs per cube meter multiplied by chosen meter. The √ xy dimension is calculable by Lorentz transformations concerning length contraction, hereon the context of charge, e's path bi-reachability as length contraction/expansion.
Imperatively, the conduction of 'image logic' might to some people stand as a chronicle point for merely photosensitive materials and devices such as charged coupled devices (CCDs) illustrated in Fig. 1.2,  §1 . Nevertheless, 'image logic' is a factual grade of computational processes, where one or more than one logic and image state, are combined into one data collection in release ( Fig. 1.1,  §1) .
In reason, the image logic's output is of permitting a set of phenomena as bodies in motion and their entanglement on loop factors of time themselves in the context of simultaneity. That is, Einstein's synchronization procedure by Einstein in [13] , using Lorentz transformations on observable data path in expansion/contraction (proper length x ′ , when simultaneous paths for the body stands applicable with rise and fall of y ′ ). The latter transformation is paradoxical to just, 'length contraction' recalled by Nave [25] , and time, now into a proper-stored time τΣ, is proportional to proper time in Minkowski's metric for relations (4.10) and (4.11). This proportionality, is due to temporal coordinate time t and x, y, z as orthogonal spatial coordinates, where axis z is too temporal; t1 and t2 however, are in conjunction with superposition of charge e, or to be more specific,
where r, is the radial distance whose values are mapped to time coordinate t during angular change of r in (4.17) between trap sites with unity to Figs. 4.1 & 4.2. Hence, ∆τ equals to
, (4.12a)
where ∆t (x) xy and ∆tyxy or to the latter's complement, ∆ty ′ xy , come from the two engaged fields, one time varying B-field multiplied by its external field, and the other from CNT component across N and S poles of the staircase construction.
In continue, since if charge e, tends to travel both x and y directions simultaneously (here, being in two places at the same time), and thus sourced in favour of z (here, is due to the travel from nano-thin layers of quantum wells or from lower electrode layers in an induced state to memory cell), charge e, should therefore possess a speed twice as much greater than its original speed relative to its speed performed in the memory cell's trap site. Charge storage film's equipartiton fragments or 'trap sites' of the memory cell enables the charge from the highly conductive localized CNT, to be stored. The induced charges in entanglement are also being stored once the quantized energy of the thin ONO film is associated with a nano-scale CNT channel. It is determined that this thin film has a quasiquantized energy state due to the stored charges having a quantized voltage increment value as claimed by Choi et al. in [6] . This illustration also explains the paradoxical deportment of the storable data on an expandable data path meeting conditions of simultaneity on x i , y i of x ′ , y ′ , solely when deductions of (4.12) are dealt with. An example of stored radar pulses is by time of events, tE in (4.13), originated from Wright [41] 's discussions on relativity, now in favour of (4.15). Therefore, associating radial time distance r for a vector valued area of dAxy which is perpendicular to electric displacement field D, in terms of radial area dAr, generates an electromotive force (emf), E for (4.16), in a certain time interval divided by resistance R for the selective trap site area A. This selection of area occurs during field's displacement, since a time varying B-field system on charge e for a closed loop capacitance is established, performing e L V , H V −→ |Ψ , as a free discrete structure of stored charges with respect to storable passing time τ , interdependent with time phase φ2, in regard to W R.φ1 : RD.φ1. This discrete structure urges to recall (1.6), §1, as an electromagnetic relation defining circuit's energy expectation. The behaviour derived from Maxwell's equations, is expressed as follows 16) where E, is the electric field, dI, is the infinitesimal element of contour C. In the denominator, after implying ∇ · B = Ar, area Axy is treated as a derivative of area function fA, denoting the area with radial distance Ar promoted to some other 2D-trap site with index xiyi, otherwise remaining as xy for electric displacement field D. Therefore, obtaining an asynchronous contour integral whilst in area-volume's geometric state of integration to the point of Ampere's Circuital law of capacitance extracted from Maxwell's 1861 paper [23] ; and [27, viii] , is thus plausible; or,
where, J = det 18) where this therefore implies to Q (t2) → Q (t2 |t1 ) ≺ W R.φ1 : RD.φ1 ≻ brought by subsequent relations, (4.19) and (4.20) , and the ∴ |D| 1↔|Ayx | 's righthand result in (4.18).
The latter deduction in (4.18) , is the charge density on the quantum capacitor's chosen plate via radial distance r between xy and xiyi, removing the problem of blocking flows of electric current due to the intrinsic nature of capacitors on charge's trap sites. Quantum charge density ρe (r), in the same relation, represents continuous charge density of total quantum charge, Q = e ∫ |ψ (r)| 2 dr, over a volume V, which could be either spherical or elliptical of the region (observe, Fig. 4.2 ). This regional volume conserving Q transformations, displays a readable displacing charge, Q f ree→new bailed on display , converted into quantum charge density via wavefunction ψ (r).
The momentum of the storable charge e as mve, also inflicts upon radial time change of (4.15), as De Broglie's wavelength representation of relativistic momentum, p = γm0ve by Nave [25] , convertible to a photon momentum, hλ −1 , as too, storable from light emitting conditions (e.g., ELEDs). The light emitting components, if used, are for representing photosensitive image-logic states, where mass in this case is stretched out with relevance to (1.4) , §1, between all traps on charge e, as new
, until the moment of charge deposit.
With relevance to the previous paragraph, the graph of the evolution of e's mass is shown in Fig. 4 .1 with the involved Gaussian curvature-states signifying the finite The role of Gaussian curvature 25 world of charge e, in the course of radial time. Tab. 4.1, also represents the evolution states of e's mass in form of formulae. Generally, radial distance r, as radius of time t, is from the pole in the polar coordinate system converted from the Cartesian form on angle ϕ, defined on the complex plane. It is thus noted that the extraction and travel of charge e, in terms of e 2 e1e2, is with restriction to time via B-field lines (here as the carrier's worldline) of CCNT to the electric lines of transference, between xy and xiyi via dAr across the fields' flux volume.
In conjunction with (4.17), symbol ∇, represents the del operator from the divergence theorem, where the ∇ · B = 0 representing no charge in the field's region, assumably tracks down radial distance wherever it ends up for charge e. This tracking of distance is defined as either condition of Σ in (4.9) between xy and xiyi traps representing Σ 2 from (4.8), implied via compositional intersection ∇ · B T Ar from (4.17). Also, destination area A in (4.16) and (4.17) , is given as an area-element in the Cartesian coordinates, defined as an infinitesimal area relating to quantum dot before Cartesian conversion. Symbol J of (4.17), represents the Jacobean determinant of the coordinate conversion formula by (4.19) and (4.20) . Charge e, is permitted to choose by freedom of choice via radial area Ar, where composition AxyAr→x i y i is stipulated according to the mapping, dA → A r→x i y i , of (4.17) . This elementary area eventually expands into the memory cell's storage limit with reason to relations (4.17) and (4.16), ensuing (4.18) accordingly. This is why semantically, choosing Q bailed as a bailed quantity (provisionally Q enclosed in Gauss's law context) of electric charge e, becomes relevant to the data transmission operation. The total charge (Q) described as a 'bailed quantity', is a quantity of electric charge; a free charge provisionally remains free until the moment of trap. Let the opposing form be Q ′ bailed , the chosen Q bailed would then be expressed into a principle volume of charge conservation in terms of
(4.20)
Discrete mathematical symbols, 'precedes from', ≺, and 'succeeds from', ≻, as time predecessors of write and read time phase φ1 on charge density Q (t2) and Q (t2 |t1 ), are derived from (4.19) implied to Q bailed and Q ′ bailed respectively, which is well-defined in data read/write operations. The first part of (4.19) , denotes the principle of charge conservation [27, v] ; the second part however, as mapped, denotes the symmetric problem of a quantity of the elementary charge e, flowing into as Qin and flowing out of the volume as Qout between entangled time (t1 |t2 ) and (t2 |t1 ), simultaneously. The (t1 |t2 ) component in (4.19) and other conceiving relations from the past are 'highly symmetric', where the symmetry itself appreciates Noether's Theorem explained by Baez in [1] ; and [27, vi] . Reasoning that in this case for the time symmetry, the time variable is said to be at any locus to its increment/decrement position, thus entangled between at least 5 dimensions over a one-dimensional manifold (time) out of an N-dimensional universe. Hence (t1 |t2 ) or its symmetry (t2 |t1 ), 'commutatively' in logic, represents stationary time factorṫ0-dependant whilst being of proper time τ -dependant, as the stored past or future proper time τ0. Therefore, this duality of time in behaviour, advocates the reality of time factorṫ, paradoxically in form oḟ t 2 =ṫ 2 from past relations (4.5) and (4.14b) pertinent to statements on the subject of Russell's Paradox (e.g., [31] ; [34] ). This 'time at rest symmetry' is in the dilated magnetic moment µ of charge e, read and write time phase φ1, via evaluating φ2's feedback for the stored data-bit process (for more details, refer to §5). Bear in mind, this (t1 |t2 ) and its symmetry (t2 |t1 ) concept, is of Theorem 4.1. Let time barrier or restriction (t1 |t2 ), and its symmetry stand never an anomaly, since this method of representing time, is itself merely a 'presentation of time continuity equation' as a whole, which is constantly interconnected or intact to its past, current and future dilation. In satisfaction of this theorem, the following conditions would rely as equivalent:
(1) The interconnectivity of time dilation, is independent to event occurrences whilst being dependent symmetrically to its proper (as proper time τ ) and its rest, simultaneously.
(2) The 'rest time' given in condition (1) of this theorem, could be of t1 or t1t2, as connecting past-to-future and the latter definition's symmetry t2t1, connecting future-to-past, correspondingly.
Relations (4.12) to (4.20) , do benefit from the basics of Einstein's twin paradox in SR. Relevantly, say for instance, we imagine charge e as 'stationary twin' relative to its 'travelling twin' e2e ′ 2 in Minkowski's diagram [33] . Now for the e's travelling twin, envisage it to be confined into 'plane of simultaneity' via one space-time coordinate representing the occurred superposition, converting superposition data-length x 2 ∆ , into timelike scenario from the stored data's past events. The past events indicate a spacelike scenario for charge e due to 'minimum velocity favouring a dimensional-course of entanglement' in quantum scales of quantity, or,
e t1t2 2τ˛v e,z↔(xy,x i y i )˛∼ > c = x∆o P 2 , where,
satisfying conditions of v > c from foundations of SR, expectably (e.g., [2] ). These conditions occur solely, once the velocity factor is taken out of radical expression in the denominator shown in (4.21). This relation appreciates Einstein's modified first law i.e. 'no matter can travel faster than the speed of light' wherein this case, charge e is not travelling faster than c, in fact, the entangled coordinate systems' implication via axis ratio z ↔ (xy, xiyi) : (xiyi, xy) ↔ z, folds time itself giving out a spacelike problem indeed! Compare this relation with image logic on Moiré pattern as an interferometric approach [27] which describes the limits of pale and dark zones of pattern for the superimposed lines.
Furthermore, imagine two misaligned patterns geometrically possess a x ∆0 × x ∆ non-relativistic-relativistic distance or x 2 ∆ , from the point of hot electron emission per complete pattern distance x (xy,x i y i ) , where electrons are bombarded on screen upon either pattern p of ∆p, in coordinates time t (xy,x i y i )↔z . It is thus conceivable that travelling back and forth to either generated carriers' path (the modulus usage is for this reason only), forming aligned or even the same pattern's initial result, should thereby obtain wavelength λ-result in (4.21). The resultant of this pattern could be mapped into the characteristics of the ONO film representing quantized energy states of the storage system and employed to develop optoelectronic property.
Notation R 3 →2n in (4.21), represents the subspace notion of Darboux's Theorem commencing with a Euclidian space geometry to a range of '2n-dimensional vector space configuration' upon the involved carriers' parametric properties such as, pattern recognition, travelled distance(s) and their entangled loci as well.
Accordingly, the symbolic choice of ' ∧ =' by definition 'stands for. . . ', is by Dickinson & Goodwin of [12] on issues of schema calculus in discrete mathematics. Hence, for one the discrete property of (4.21) conceives and therefore propagates logic upon the outputs no matter the constraints of this expectation. The discrete mathematical concept on these logic outputs, shall institute the condition of true realistic outcome frame representing the only plausible resultant as a 'cavity system' and some 'display system' conducting all the factual states of reality between 'Boolean logic and imagelogic states'. Ergo, Hypothesis 4.2. 'Image logic' is in manifestation as an optical course of absorptionspontaneous emission versus stimulated emission cycle manifestation, once the remaining classical binary and quantum factors of memory cells serve charge e, with wavelength λ, proper to its pattern state given in Eq. (4.21). The following proof by deduction, leads to the current hypothesis:
Proof by deduction. This pattern state of Eq. (4.21) emerges an image of the charge's confinement, the uncertainty at the point of superposition and thus, a depository vector point of closure confining now past, current and future of that same charge in xy cellular dimensions, or its neighbouring xiyi cellular dimensions. Selective mass ratio of charge e, in B-field for its periodic energy pattern via Tab. 4.1, is measured with the Zeeman effect. This effect is analogous to the photon type of e's excited atomic state such as an optical course of absorption-spontaneous emission versus stimulated emission cycle.
5 The chip's compatibility and memory cell's time and data representation Based upon Fig. 2 .1d, §2, design and logic, by changing the sheet resistance, Rs value, for source and drain electrodes in either pole of the memory system, the p.d. circuitry distribution thereby generates a compatible technology to other FET transistors (or, FET family). Most appropriately, DCFL logic would be compatible in board's layout, subsequent to the chip's fabrication process in some simulating 'circuit maker' environment. Potency of data input against data output in this circuit requires registers incorporated into the circuit's logical representation of its computational data, hence to evaluate time phase φ1 and φ2 values for WR.φ1 and RD.φ1. Subsequently, it would be possible to verify the evaluation process on refreshing time cycles via φ2's feedback for the stored data-bit with respect to the stored qubits from the waterfall effect components i.e. CCNTs' memory cells, in practice. The cyclic problem in storing data could be complied within form of, bit ratio ℜ bit , representing data of any type per time function f (t), as being refreshed periodically for a time and space-varying data (compare this with 'a semi-static RAM cell design and logic' from Pucknell & Eshraghian of [30] ). In this case, time function f (t), represents time t-of-φ2 or, in abstract algebraic terms of mapping and mappability t o φ2, devoted to ratio bit ℜ bit , and bit frequency ν bit , where the latter is measured in Hertz accordingly. In other words,
and by methods of simplification,
2)
where a and b, are complex numbers such that, 1 =
Wavefunction |ψ representing pure qubit states could extend, once the recording by n-qubit quantum register, the state of Bin registers between the chip's subsystems establishes, which therefore requires 2 n complex numbers, accordingly (e.g. Ref. [11] ). In relation (5.3), VS is the high level logic and 0V , is the low level logic, whereas both states appreciate differential signaling, here as the ends of the same logic defining one qubit of information in quantum computing for signal Bin; supposedly, the superposition of all the classically allowed logic states like Ain now being for Bin in wavefunction |ψ , to be as follows:
-----Let index notation ±V , in either (5.2) or (5.3), represent a typical applied signal in favour of high and low logic states. By obvious reasons, ±V would specify whether the conventional current I, for the potential difference occurrence is of either direction to the opposite flow direction of electrons multiplied by resistance R, derivable from Ohm's law I = V R −1 . It is then with resemblance to (5.3), in ratio to |ψ , for the remaining state outcomes on signal Bin, states (1 0), (0 0) and (1 1) as (VS 0V ) : |ψ , (0V 0V ) : |ψ and (VS VS) : |ψ achieved respectively, which are thereby predicatively conventional. -----Bear in mind, low level logic does not necessarily mean the p.d. occurrence to be purely 0 volts, and it was the delimitation factor that formulated the present scenario representing the 'quantum tunneling problem' in clarity between all charges for input signal Bin. An example of quantum tunneling, classically-forbidden energy state, is given in relation (1.4), §1, recalling events of
for Σ of relation (4.11), §4, on charge e. Charge e in this case, is with restriction to being entangled with e2 as e1e2, otherwise, entangled with e ′ 2 's symmetry as e2e ′ 2 . Time t1, however, is with restriction to t2t1 as . . . t1 |t2t1 in ratio to proper time τ , for depository's space two-dimensional restriction xy to x2y2 as (xy |x2y2 ) τ . This notion of space-time entanglement for charge e in terms of, (xy |x2y2 ) τ , could also represent the cell's neighbouring storage frame, whereas for the involved logic signals of (5.1) ∴ (Ain, Bin) ≡`Q, Q˛√QQ ′´: |ψ , and,
∂ · B,∂ · B´=`∇B + ∆B,∇B +∆B´, and,
Let with recall to (5.1) and (5.2), input Ain in (5.5) and (5.6), represent a logic signal of 0 or 1. For relations (5.5) to (5.9), input Bin, represents a combinatorial quantum signal from EDL events' logic occurrence introduced by Talantsev of [36] ; where symbol ∂, represents 'no change' or 'non-event' in quantum signal; ∂, represents any change in the same quantum signal, B, accordingly (see also [30] , §11). It is noteworthy to mention that, event-driven logic (EDL) prior to the direct coupled FET logic (DCFL) inverters' integration for the bus line at time t, is contemplated as the most suitable in describing qubit storage behaviour. This form of inverters' integration represent the change of logic from 0 to 1 and vice versa. The integration also includes the no-change conditions on 0 or 1 logic, explaining whatever the logic is in-between high and low logic states as variant logic, suspended in the waterfall effect storage system's scenario. Bear in mind, the product sequence 0.0...×e in (5.2), would denote that no electron or most conditionally, a few electrons satisfy a 'low state logic'. On the one hand, these electrons represent the x coordinate of some testing electronics graph for input signal Bin's two dimensional coordinate system of (x y) on p.d. 'high and low state logic' occurrences. On the other hand, other logical conditions would imply to the remaining coordinates Bin against the well-known Boolean logic on signal Ain, as by propositional restrictions established in (5.2).
In continue, assuming for minimum ν bit in either pole α or β, as min ν bit , and for the expected ν bit in both poles α and β, as ν bit˛α β , we then obtain respectively, min ν bit = 1bit 2bit |Ψ × 10 −n s = 0.5 × 10 n Hz ,
ibit 2jbit |Ψ × 10 −n s ≥ 0.5 × 10 n Hz. (5.9)
Components 2bit |Ψ and 2jbit |Ψ in the denominator of ν bit and ν bit˛α β in (5.9), represent 1q-bit and 1jq-bit, respectively, where index, |Ψ , denotes any entangled Bell state for binary storable value, 'bit' of information. By means of which, 2bit |Ψ or 2jbit |Ψ for signal Bin, is defined in some Hilbert space HS of (5.5) to (5.9), for any involved system satisfying |Ψ in terms of one-dimensional to N-dimensional expandability; discussed via relations (1.1 to 1.9), Theorem 1.1, and Proof 1.1, §1. Notation S in HS, represents the signal subsystem as a state of quantum system, in this case, the storable Bin signal. The Hilbert's subsystem time-domain integral on time phase φ2, satisfies the storable signal Bin in (5.8) by the system's EDL characteristics, whilst classical signal Ain is being stored via bit-frequency ν bit of (5.9).
In the context of SR, Hilbert space HS's patterns on quasi-particle as dual carriers in discrete subspaces on carrier e's space would basically derive Tab. 4.1, §1. The space given to quantum charge as e's space, is described to be a superspace constructed by fields from §4. Tab. 4.1's consequent equations, resemble with dual superboson (superfermion) characteristics based on quasi-particle algebras, relations (3.3) to (3.5), §3, by Temme in [37] , with the definition of supersymmetric systems, by Popowicz in [29] , respectively.
Conclusion and future remarks
The empirical rudimentary concept of data output on the functions of SHAM's architecture from §3, shall be submitted in the future reports. In those progressing reports, e.g., transmission electron microscopy (TEM imaging) on the chip's components such as CCNTs relevant to the findings of Biró et al. [3] ; Pack et al. [28] , is concluded once the testability features of the entire components are gathered upon. Unambiguously, in those reports, as exemplified in, §3, the data collection would be comprised of: a set of phases of data analysis, error reporting procedure and experimentation prior to design objectives and logic. The analysis and presentation stage of data will be based on the experimental methods of [17] and simulation kits, e.g., 'Fast Henry' inductance analysis tool proposed by Pack et al. of [28] , 2D and 3D physics-based simulation e.g., ATLAS device simulator [47] .
Treatment of storing data by complex plane's depository vector system defining storable qubit(s), permits one to signify the importance of integrating components that detect quantum property of particles in a controlled manner; for instance, briefly, the current paper introduces 'Catalysts, Cavity's Quantum Property via CNTs, Memory Cells and CCNTs as CNFETs' in its body map.
The next pace to take is aimed for structured facts once the researcher develops a report on the SHAM chip project. The objective would be a significant step to store data without worrying about the timing process, data's best location in addressing and thereby, on software programming issues, one not being concerned about levels of program coding and compilation(s).
The other implications of this design is accomplishing devices as timepiece and clocks, winding time by themselves, e.g., picking up electromagnetic pulses for radar systems from any satellite and non-satellite application (e.g., planetary phenomena) source, for any communications' wavelength in different geographical locations including our solar system and beyond. The reason would be the physical approach of highly oscillated bits of information acting sufficient in channeling through the blocks of electrical circuit, and then efficiently located and put into secondary memory locations for data-read and write, correspondingly. Paradigms and examples to this account are subjects of the conformed article extending different aspects of this one [51] .
No matter the classical constraints involved in electronics' design and principle, once the grip of this technology holds its grounds by incorporating the waterfall effect, circuitry, narrowing down and simplifying data analysers, program processors on the chip, is deemed to be achievable exponentially. For instance, whilst possessing a magnitude of ∞, asymptotically, for the orientation of array displacement as the present issue is organized with, even considering HDD defragmentation process on data would not be necessary based on PTVD-SHAM's technological aspects. There are those algorithms that endure to test results on the chip's compatibility and characteristics specifying, frequency narrowbanding of infinite bands of incoming information from the chip's surrounding environment and beyond.
In conclusion, once this technology is utilized in terms of CCNTs and CNFETs, data computation beyond quantum computational speed is deemed to be achievable. This so-called 'breaking the computational speed limit', can happen, if the geometry of the fabrication process is finalized as a freedom of point on circuit's layout, conductivity and responsivity, revealing the expected vales from hidden variables of the experiment.
Statement of conclusion:
---Assume in the laws of quantum physics that, any assigned value as an input is pondered to bring about the notion of 'uncertainty'. On the contrary, conjecturing the notion of certain reserved locations for data by pre-defined time in entanglement (predetermined on anticipated time) for uncertain values, is itself upon any individual which tends to read/write data and time, understood as a 'certainty' ! ---
